

RECEIVED
CENTRAL FAX CENTER

OCT 26 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Kayvan Sadra, et al.

Serial No.: 10/694,237

Filed: 10/27/03

For: Application of Different Isolation Schemes for Logic and Embedded Memory

TI-35961

Examiner: Laura M. Schillinger

Art Unit: 2813

NOTICE OF APPEAL FROM THE PRIMARY EXAMINER TO THE BOARD OF APPEALS

25

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the above correspondence is being transmitted by facsimile to the U.S. Patent and Trademark Office at 571-273-8300 on the date shown below:

Karen Vertz
Karen Vertz

10-26-05
Date

Applicant hereby appeals claims 1-12 to the Board of Appeals from the decision dated July 27, 2005 of the Primary Examiner finally rejecting claims 1-12.

The item(s) checked below are appropriate:

1. ☐ An extension of time to respond to the final rejection
☐ was granted on _____.
☐ is requested for _____ month(s).
2. ☐ A timely response to the final rejection has been filed, as provided in 841 O.G. 1411.
3. ☒ Fee \$500.00:
☐ Not required (Fee paid in prior appeal)
☒ The Commissioner of Patents is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 20-0668 of Texas Instruments Incorporated.

RECEIVED
OIPE/IAP

OCT 27 2005

Signature [Rule 191(b)]

Post Office Address (to which correspondence is to be sent)
Texas Instruments Incorporated
P.O. Box 655474, MS 3999
Dallas, TX 75265
(972) 917-4167

Rose Alyssa Keagy
Rose Alyssa Keagy
Reg. No. 35,095
Attorney for Appellants

10/28/2005 BABRAHA1 00000030 200668 10694237
01 FC:1401 500.00 DA

To: Facsimile Number: 571-273-8300

Total Pages Sent 2

From:

Texas Instruments Incorporated
Facsimile: 972-917-4418

RECEIVED
CENTRAL FAX CENTER

OCT 26 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Applicant: Kayvan Sadra, et al.

Docket Number: TI-35961

Serial No.: 10/694,237

Art Unit: 2813

Filed: 10/27/03

Examiner: Laura M. Schillinger

For: Application of Different Isolation Schemes for Logic and
Embedded Memory

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being transmitted by facsimile
to the U.S. Patent and Trademark Office on the date shown below:

Karen Vertz
Karen Vertz

10-26-05
Date

FACSIMILE COVER SHEET

<input checked="" type="checkbox"/> FACSIMILE COVER SHEET	<input type="checkbox"/> AMENDMENT (# pages)
<input type="checkbox"/> NEW APPLICATION	<input type="checkbox"/> EOT
<input type="checkbox"/> DECLARATION	<input checked="" type="checkbox"/> NOTICE OF APPEAL
<input type="checkbox"/> ASSIGNMENT	<input type="checkbox"/> APPEAL (# Pages)
<input type="checkbox"/> FORMAL DRAWINGS	<input type="checkbox"/> ISSUE FEE & PUBLICATION FEE (1 Page)
<input type="checkbox"/> INFORMAL DRAWINGS	<input type="checkbox"/> REPLY BRIEF (IN TRIPLICATE) (# Pages)
<input type="checkbox"/> CONTINUATION APPN	<input type="checkbox"/> ELECTION
<input type="checkbox"/> DIVISIONAL APPN	
NAME OF INVENTOR(S): Kayvan Sadra, et al.	
TITLE OF INVENTION: Application of Different Isolation Schemes for Logic and Embedded Memory	
TI FILE NO.: TI-35961	DEPOSIT ACCT. NO.: 20-0668
FAXED: 10-26-05 DUE: 10-27-05 ATTY/SECY: RAK/kv	
RECEIPT DATE & SERIAL NO.: Serial No.: 10/694,237 Filing Date: 10/27/03	

This facsimile is intended only for the use of the address named and contains legally privileged and/or confidential information. If you are not the intended recipient of this telecopy, you are hereby notified that any dissemination, distribution, copying or use of this communication is strictly prohibited. Applicable privileges are not waived by virtue of the document having been transmitted by Facsimile. Any misdirected facsimiles should be returned to the sender by mail at the address indicated on this cover sheet.

Texas Instruments Incorporated
PO Box 655474, M/S 3999
Dallas, TX 75265-5474